

SO-8
DMOS
MOSFETs



January 1994

Discrete Products

SO-8 Single and Dual DMOS FET Selection Guide

Part Number	V _{ds} (V)	rDS(on) Ohm		ID (A)	Configuration	Sample	Production
		V _{gs} = 10V	V _{gs} = 4.5V				

N-Channel MOSFETs

NDS9410	30	0.03	0.05	7	Single	Now	Now
NDS9936	30	0.05	0.08	5	Dual	Now	Now
NDS9945	60	0.1	0.2	3.5	Dual	Now	Now
NDS9955	50	0.13	0.2	3	Dual	Now	Now
NDS9956	20	0.1	0.2	3.5	Dual	Now	Now

P-Channel MOSFETs

NDS9400	-20	0.25	0.4	-2.5	Single	Now	Now
NDS9405	-20	0.1	0.16	-4.3	Single	Now	Now
NDS9407	-60	0.15	0.24	-3.3	Single	TBD	TBD
NDS9430	-20	0.06	0.115	-5.3	Single	Now	Now
NDS9435	-30	0.07	0.13	-5.3	Single	Now	Now
NDS9947	-20	0.1	0.19	-3.5	Dual	* Q1 '94	* Q2 '94
NDS9948	-60	0.25	0.5	-2.3	Dual	TBD	TBD
NDS9953	-20	0.25	0.4	-2.3	Dual	Now	Now

Complementary N-P Dual MOSFETs

NDS9942	20	0.125	0.25	3	N-Channel	Now	Now
	-20	0.2	0.35	-2.5	P-Channel		
NDS9943	20	0.125	0.25	3	N-Channel	* Q1 '94	* Q2 '94
	-20	0.16	0.3	-2.8	P-Channel		
NDS9952	25	0.1	0.15	3	N-Channel	Now	Now
	-25	0.25	0.4	-2.3	P-Channel		
NDS9958	20	0.1	0.15	3.5	N-Channel	* Q1 '94	* Q2 '94
	-20	0.1	0.19	-3	P-Channel		

*Remark:

Target schedule release at the time of publication, actual schedule may change.
Please contact Discrete Marketing for most update status.

SO-8 Single and Dual DMOS MOSFET Replacement Guide

January 1994

Part Number	V _{ds} (V)	r _{DS(on)} Ohm V _{gs} = 10V V _{gs} = 4.5V	ID (A)	Configuration	Replace the following devices in certain applications
-------------	---------------------	---	--------	---------------	--

N-Channel MOSFETs

NDS9410	30	0.03	0.05	7	Single	Si9410DY, MTP50N05, MTP50N05EL
NDS9936	30	0.05	0.08	5	Dual	Si9936DY
NDS9945	60	0.1	0.2	3.5	Dual	Si9945DY, IRFD020, IRFR020, MTD3055E
NDS9955	50	0.13	0.2	3	Dual	Si9955DY, IRFD010, IRFD020, IRFR010, IRFR012, IRFR020, IRFR022, MTD5N05, MTD10N05E
NDS9956	20	0.1	0.2	3.5	Dual	Si9956DY, IRFD010, IRFD022, IRFR020, IRFR022, MTD10N05E, MTD3055E, RFD10N05SM, RFD14N05SM

P-Channel MOSFETs

NDS9400	-20	0.25	0.4	-2.5	Single	Si9400DY, IRFD9010, IRFD9020, IRFD9120, IRFD9123, IRFR9010, IRFR9020, MTD4P05, MTD2955
NDS9405	-20	0.1	0.16	-4.3	Single	Si9405DY
NDS9407	-60	0.15	0.24	-3.3	Single	Si9407DY, IRFD9010, IRFD9020, IRFD9014, IRFD9024, IRFR9010, IRFR9020, IRFR9014, IRFR9024
NDS9430	-20	0.06	0.115	-5.3	Single	Si9430DY
NDS9435	-30	0.07	0.13	-5.3	Single	Si9435DY
NDS9947	-20	0.11	0.19	-3.5	Dual	Si9947DY, IRFD9010, IRFD9020, IRFD9014, IRFD9024, IRFR9010, IRFR9020, IRFR9014, IRFR9024
NDS9948	-60	0.25	0.5	-2.3	Dual	Si9948DY, IRFD9010, IRFD9020, IRFD9014, IRFD9024, IRFR9010, IRFR9014, IRFR9020, IRFR9024, MTD2955
NDS9953	-20	0.25	0.4	-2.3	Dual	Si9953DY, IRFD9010, IRFD9020, IRFD9120, IRFD9123, IRFR9010, IRFR9020, MTD4P05, MTD2955

Complementary N-P Dual MOSFETs


NDS9942	20	0.125	0.25	3	N-Channel	Complementary SO-8s replace following pairs: Si9942DY, Si9943DY, Si9952DY, Si9958DY; (IRFD010, IRFD9010); (IRFD020, IRFD9020); (IRFD110, IRFD9022); (IRFD123, IRFD9123); (IRFR010, IRFR9010); (IRFR020, IRFR9020); (MTD5N05, MTD4P05); (MTD10N05E, MTD2955); (MTD3055E, MTD2955)
	-20	0.2	0.35	-2.5	P-Channel	
NDS9943	20	0.125	0.25	3	N-Channel	
	-20	0.16	0.3	-2.8	P-Channel	
NDS9952	25	0.1	0.15	3	N-Channel	
	-25	0.25	0.4	-2.3	P-Channel	
NDS9958	20	0.1	0.15	3.5	N-Channel	
	-20	0.11	0.19	-3	P-Channel	

NDS9400
Single P-Channel Enhancement Mode Field Effect Transistor
General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 2.5A, -20V. $R_{DS(ON)} = 0.25\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Critical DC electrical parameters specified at elevated temperature.


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9400	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1 \text{ M}\Omega$)	-20	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous $T_A = 25^\circ\text{C}$	± 2.5	A
	- Pulsed	± 10	A
	- Continuous $T_A = 70^\circ\text{C}$	± 2.0	A
P_D	Maximum Power Dissipation $T_A = 25^\circ\text{C}$	2.5 (Note 1)	W
	$T_A = 70^\circ\text{C}$	1.6 (Note 1)	W
$T_{J, T_{STG}}$	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	50 (Note 1)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_{\text{D}} = -250 \mu\text{A}$	-20			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$			-2	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			100	nA	
I_{GSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			-100	nA	
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS(Th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250 \mu\text{A}$	-1	-2	-3	V	
			$T_c = 125^\circ\text{C}$	-0.85	-1.7	-2.6	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10 \text{ V}$, $I_{\text{D}} = -1 \text{ A}$		0.18	0.25	Ω	
		$V_{\text{GS}} = -4.5 \text{ V}$, $I_{\text{D}} = -0.5 \text{ A}$	$T_c = 125^\circ\text{C}$	0.24	0.35	Ω	
$V_{\text{GS}} = -4.5 \text{ V}$, $I_{\text{D}} = -0.5 \text{ A}$				0.26	0.4	Ω	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10 \text{ V}$, $V_{\text{DS}} = -5 \text{ V}$	-10			A	
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -15 \text{ V}$, $I_{\text{D}} = -2.5 \text{ A}$		3.8		S	
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		525		pF	
C_{oss}	Output Capacitance			300		pF	
C_{rss}	Reverse Transfer Capacitance			130		pF	
SWITCHING CHARACTERISTICS (Note 2)							
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = -10 \text{ V}$, $I_{\text{D}} = -1 \text{ A}$, $V_{\text{GEN}} = -10 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$		8	40	ns	
t_{f}	Turn - On Rise Time			15	40	ns	
$t_{\text{D(OFF)}}$	Turn - Off Delay Time			25	90	ns	
t_{f}	Turn - Off Fall Time			8	50	ns	
Q_g	Total Gate Charge	$V_{\text{DS}} = -10 \text{ V}$, $I_{\text{D}} = -2.0 \text{ A}$, $V_{\text{GS}} = -10 \text{ V}$		15	25	nC	
Q_{gs}	Gate-Source Charge			1.2		nC	
Q_{gd}	Gate-Drain Charge			4.8		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I_s	Maximum Continuous Drain-Source Diode Forward Current				-2	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_s = -1.25 \text{ A}$ (Note 2)		-0.94	-1.6	V	
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$, $I_s = 2.0 \text{ A}$, $di_s/dt = 100 \text{ A}/\mu\text{s}$		29	100	ns	
I_{rr}	Reverse Recovery Current			1.9		A	
TERMAL CHARACTERISTICS							
W ₀							
W ₀	100						

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.

Typical Electrical Characteristics (continued)




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Drain Current Variation with Gate Voltage and Temperature.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve.

NDS9405



Single P-Channel Enhancement Mode Field Effect Transistor

General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- -4.3A, -20V. $R_{DS(ON)} = 0.10\Omega$
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$
- High power and current handling capability in a widely used surface mount package
- Critical DC electrical parameters specified at elevated temperature



ABSOLUTE MAXIMUM RATINGS $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9405	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	-20	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 4.3	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 3.3	A
	- Pulsed	± 20	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2.5 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Pulse = 10 seconds)	50 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Steady-State)	100 (Note 2)	°C/W

ELECTRICAL CHARACTERISTICS (T_c = 25°C unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = -250 μA	-20			V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = -16 V, V _{GS} = 0 V			-2	μA	
I _{GSSF}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA	
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V			-100	nA	
ON CHARACTERISTICS (Note 3)							
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = -250 μA	-0.5	-2	-3	V	
			T _c =125°C	-0.85	-1.7	-2.6	V
R _{DS(ON)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -2 A		0.053	0.1	Ω	
		V _{GS} = -4.5 V, I _D = -2 A	T _c =125°C	0.075	0.15	Ω	
I _{D(on)}	On-State Drain Current	V _{GS} = -10 V, V _{DS} = -5 V	-20			A	
		V _{GS} = -4.5, V _{DS} = -5V	-5			A	
g _{FS}	Forward Transconductance	V _{DS} = -15 V, I _D = -4.3 A		8		S	
DYNAMIC CHARACTERISTICS							
C _{iss}	Input Capacitance	V _{DS} = -10 V, V _{GS} = 0 V, f = 1.0 MHz		1325		pF	
C _{oss}	Output Capacitance			750		pF	
C _{rss}	Reverse Transfer Capacitance			325		pF	
SWITCHING CHARACTERISTICS (Note 3)							
t _{D(ON)}	Turn - On Delay Time	V _{DD} = -10 V, I _D = -1 A, V _{GEN} = -10 V, R _{GEN} = 6 Ω			30	ns	
t _r	Turn - On Rise Time				80	ns	
t _{D(OFF)}	Turn - Off Delay Time				200	ns	
t _f	Turn - Off Fall Time				200	ns	
Q _g	Total Gate Charge	V _{DS} = -10 V, I _D = -4.3A, V _{GS} = -10 V		38	40	nC	
Q _{gs}	Gate-Source Charge			3	5	nC	
Q _{gd}	Gate-Drain Charge			12	25	nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I _s	Maximum Continuous Drain-Source Diode Forward Current				-2.2	A	
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _s = -1.25 A (Note 3)		-0.78	-1.6	V	
t _{rr}	Reverse Recovery Time	V _{GS} = 0V, I _s = -1.25 A, dI _s /dt = 100 A/μs		80		ns	

Notes:

1. Maximum power dissipation and thermal resistance based on an assumption that a 10 second pulse is equivalent to steady-state and using a single-sided maximum-copper mounting board.
2. Junction-to-ambient thermal resistance based on steady-state conditions in still air using mounting board with minimum heat dissipation characteristics.
3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.

NDS9407



Single P-Channel Enhancement Mode Field Effect Transistor

General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.3A, -60V, $R_{DS(ON)} = 0.15\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Critical DC electrical parameters specified at elevated temperature.



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9407	Units
V_{DSS}	Drain-Source Voltage	-60	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	-60	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.3	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.6	A
	- Pulsed	± 13	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2.5 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	50 (Note 1)	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	TBD	$^\circ\text{C}/\text{W}$

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -48\text{ V}$, $V_{\text{GS}} = 0\text{ V}$			-1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(1)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-1		-3	V
			$T_c = 125^\circ\text{C}$	TBD		V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -3.3\text{ A}$			0.15	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -2.6\text{ A}$	$T_c = 125^\circ\text{C}$		TBD	Ω
$I_{\text{D(ON)}}$	On-State Drain Current	$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -10\text{ V}$	-20			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -3.3\text{ A}$	5	TBD		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = -25\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		TBD		pF
C_{oss}	Output Capacitance			TBD		pF
C_{rss}	Reverse Transfer Capacitance			TBD		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = -25\text{ V}$, $I_{\text{D}} = -1\text{ A}$, $V_{\text{GEN}} = -10\text{ V}$, $R_{\text{GEN}} = 6\Omega$		TBD		ns
t_r	Turn - On Rise Time			TBD		ns
$t_{\text{D(OFF)}}$	Turn - Off Delay Time			TBD		ns
t_f	Turn - Off Fall Time			TBD		ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -30\text{ V}$, $I_{\text{D}} = -3.3\text{ A}$, $V_{\text{GS}} = -10\text{ V}$		TBD		nC
Q_{gs}	Gate-Source Charge			TBD		nC
Q_{gd}	Gate-Drain Charge			TBD		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				-2.2	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = -3.3\text{ A}$ (Note 2)			-1.2	V
t_r	Reverse Recovery Time	$V_{\text{GS}} = 0\text{ V}$, $I_s = -3.3\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		TBD		ns
I_r	Reverse Recovery Current			TBD		A

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

NDS9410



Single N-Channel Enhancement Mode Field Effect Transistor

General Description

These N-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 7.0A, 30V, $R_{DS(ON)} = 0.03\Omega$
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$
- High power and current handling capability in a widely used surface mount package
- Critical DC electrical parameters specified at elevated temperature



ABSOLUTE MAXIMUM RATINGS $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9410	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 7.0	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 5.8	A
	- Pulsed	± 20	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2.5 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Pulse = 10 seconds)	50 (Note 1)	$^\circ\text{C/W}$
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Steady-State)	100 (Note 2)	$^\circ\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	30			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24\text{ V}$, $V_{\text{GS}} = 0\text{ V}$		2		μA	
			$T_c = 55^\circ\text{C}$		25	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA	
ON CHARACTERISTICS (Note 3)							
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$		1	1.4	3	V
			$T_c = 125^\circ\text{C}$	0.7	1	2.2	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 7.0\text{ A}$		0.022	0.03	Ω	
		$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$	$T_c = 125^\circ\text{C}$	0.033	0.045	Ω	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 5\text{ V}$	20			A	
		$V_{\text{GS}} = 2.7$, $V_{\text{DS}} = 2.7\text{ V}$		7.7		A	
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 15\text{ V}$, $I_{\text{D}} = 7.0\text{ A}$		15		S	
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{\text{DS}} = 15\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		1250		pF	
C_{oss}	Output Capacitance			610		pF	
C_{rss}	Reverse Transfer Capacitance			260		pF	
SWITCHING CHARACTERISTICS (Note 3)							
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = 25\text{ V}$, $I_{\text{D}} = 1\text{ A}$, $V_{\text{GEN}} = 10\text{ V}$, $R_{\text{GEN}} = 6\Omega$		10	30	ns	
t_r	Turn - On Rise Time			15	60	ns	
$t_{\text{D(OFF)}}$	Turn - Off Delay Time			70	150	ns	
t_f	Turn - Off Fall Time			50	140	ns	
Q_g	Total Gate Charge	$V_{\text{DS}} = 15\text{ V}$, $I_{\text{D}} = 2.0\text{ A}$, $V_{\text{GS}} = 10\text{ V}$		41	50	nC	
Q_{gs}	Gate-Source Charge			2.8		nC	
Q_{gd}	Gate-Drain Charge			12		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I_s	Maximum Continuous Drain-Source Diode Forward Current				2.2	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = 2.0\text{ A}$ (Note 3)		0.76	1.1	V	
t_r	Reverse Recovery Time	$V_{\text{GS}} = 0\text{ V}$, $I_s = 2\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		100		ns	

Notes:

1. Maximum power dissipation and thermal resistance based on an assumption that a 10 second pulse is equivalent to steady-state and using a single-sided maximum-copper mounting board.
2. Junction-to-ambient thermal resistance based on steady-state conditions in still air using mounting board with minimum heat dissipation characteristics.
3. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

TYPICAL ELECTRICAL CHARACTERISTICS (continued)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

TYPICAL ELECTRICAL CHARACTERISTICS (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. Maximum Safe Operating Area





Figure 15. Thermal Response





NDS9430
Single P-Channel Enhancement Mode Field Effect Transistor
General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- -5.3A, -20V. $R_{DS(ON)} = 0.06\Omega$
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$
- High power and current handling capability in a widely used surface mount package
- Critical DC electrical parameters specified at elevated temperature


ABSOLUTE MAXIMUM RATINGS $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9430	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1 \text{ M}\Omega$)	-20	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 5.3	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 4.2	A
	- Pulsed	± 15	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2.5 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction-to-Ambient (Pulse = 10 seconds)	50 (Note 1)	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Steady-State)	100 (Note 2)	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_D = -250 \mu\text{A}$	-20			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$			-1	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$, $V_{\text{DS}} = 0 \text{ V}$			-100	nA	
ON CHARACTERISTICS (Note 3)							
$V_{\text{GS(Th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_D = -250 \mu\text{A}$		-1	-2	-3	V
			$T_c = 125^\circ\text{C}$	-0.85	-1.7	-2.6	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10 \text{ V}$, $I_D = -5.3 \text{ A}$		0.055	0.06		Ω
		$V_{\text{GS}} = -6 \text{ V}$, $I_D = -3.6 \text{ A}$		0.077	0.09		Ω
		$V_{\text{GS}} = -4.5 \text{ V}$, $I_D = -2 \text{ A}$		0.067	0.08		Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10 \text{ V}$, $V_{\text{DS}} = -5 \text{ V}$		-15			A
		$V_{\text{GS}} = -4.5$, $V_{\text{DS}} = -5 \text{ V}$		-3.6			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -15 \text{ V}$, $I_D = -5.3 \text{ A}$			8		S
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{\text{DS}} = -10 \text{ V}$, $V_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		1325		pF	
C_{oss}	Output Capacitance			750		pF	
C_{rss}	Reverse Transfer Capacitance			325		pF	
SWITCHING CHARACTERISTICS (Note 3)							
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = -10 \text{ V}$, $I_D = -1 \text{ A}$, $V_{\text{GEN}} = -10 \text{ V}$, $R_{\text{GEN}} = 6 \Omega$			30	ns	
t_r	Turn - On Rise Time				60	ns	
$t_{\text{D(OFF)}}$	Turn - Off Delay Time				120	ns	
t_f	Turn - Off Fall Time				100	ns	
Q_g	Total Gate Charge	$V_{\text{DS}} = -10 \text{ V}$, $I_D = -5.3 \text{ A}$, $V_{\text{GS}} = -10 \text{ V}$		38		nC	
Q_{gs}	Gate-Source Charge			3		nC	
Q_{gd}	Gate-Drain Charge			12		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I_s	Maximum Continuous Drain-Source Diode Forward Current				-2.2	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$, $I_s = -5.3 \text{ A}$ (Note 3)		-1.04	-1.2	V	
t_r	Reverse Recovery Time	$V_{\text{GS}} = 0 \text{ V}$, $I_s = -5.3 \text{ A}$, $dI_s/dt = 100 \text{ A}/\mu\text{s}$		80	100	ns	

Notes:

1. Maximum power dissipation and thermal resistance based on an assumption that a 10 second pulse is equivalent to steady-state and using a single-sided maximum-copper mounting board.
2. Junction-to-ambient thermal resistance based on steady-state conditions in still air using mounting board with minimum heat dissipation characteristics.
3. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

NDS9435



Single P-Channel Enhancement Mode Field Effect Transistor

General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- -4.6A, -30V. $R_{DS(ON)} = 0.07\Omega$
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$
- High power and current handling capability in a widely used surface mount package
- Critical DC electrical parameters specified at elevated temperature



ABSOLUTE MAXIMUM RATINGS $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9435	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1 \text{ M}\Omega$)	-30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 4.6	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 4.1	A
	- Pulsed	± 15	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2.5 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction-to-Ambient (Pulse = 10 seconds)	50 (Note 1)	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Steady-State)	100 (Note 2)	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$\text{V}_{\text{GS}} = 0 \text{ V}$, $\text{I}_D = -250 \mu\text{A}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$\text{V}_{\text{DS}} = -24 \text{ V}$, $\text{V}_{\text{GS}} = 0 \text{ V}$			-1	μA
I_{GSSF}	Gate - Body Leakage, Forward	$\text{V}_{\text{GS}} = 20 \text{ V}$, $\text{V}_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$\text{V}_{\text{GS}} = -20 \text{ V}$, $\text{V}_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 3)						
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}$, $\text{I}_D = -250 \mu\text{A}$	-1	-2	-3	V
			$\text{T}_c = 125^\circ\text{C}$	-0.85	-1.7	-2.6
$\text{R}_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$\text{V}_{\text{GS}} = -10 \text{ V}$, $\text{I}_D = -4.6 \text{ A}$		0.054	0.07	Ω
		$\text{V}_{\text{GS}} = -6 \text{ V}$, $\text{I}_D = -4.1 \text{ A}$		0.075	0.105	Ω
		$\text{V}_{\text{GS}} = -4.5 \text{ V}$, $\text{I}_D = -2 \text{ A}$	$\text{T}_c = 125^\circ\text{C}$	0.068	0.09	Ω
$\text{I}_{\text{D(on)}}$	On-State Drain Current	$\text{V}_{\text{GS}} = -10 \text{ V}$, $\text{V}_{\text{DS}} = -5 \text{ V}$	-15			A
		$\text{V}_{\text{GS}} = -4.5$, $\text{V}_{\text{DS}} = -5 \text{ V}$	-4			A
g_{FS}	Forward Transconductance	$\text{V}_{\text{DS}} = -15 \text{ V}$, $\text{I}_D = -4.6 \text{ A}$		8		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$\text{V}_{\text{DS}} = -15 \text{ V}$, $\text{V}_{\text{GS}} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		1325		pF
C_{oss}	Output Capacitance			750		pF
C_{rss}	Reverse Transfer Capacitance			325		pF
SWITCHING CHARACTERISTICS (Note 3)						
$t_{\text{D(ON)}}$	Turn - On Delay Time	$\text{V}_{\text{DD}} = -15 \text{ V}$, $\text{I}_D = -1 \text{ A}$, $\text{V}_{\text{GEN}} = -10 \text{ V}$, $\text{R}_{\text{GEN}} = 6 \Omega$			30	ns
t_r	Turn - On Rise Time				60	ns
$t_{\text{D(OFF)}}$	Turn - Off Delay Time				120	ns
t_f	Turn - Off Fall Time				100	ns
Q_g	Total Gate Charge	$\text{V}_{\text{DS}} = -10 \text{ V}$, $\text{I}_D = -4.6 \text{ A}$, $\text{V}_{\text{GS}} = -10 \text{ V}$		38	40	nC
Q_{gs}	Gate-Source Charge			3		nC
Q_{gd}	Gate-Drain Charge			12		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				-2.2	A
V_{SD}	Drain-Source Diode Forward Voltage	$\text{V}_{\text{GS}} = 0 \text{ V}$, $\text{I}_s = -4.6 \text{ A}$ (Note 3)		-1	-1.2	V
t_r	Reverse Recovery Time	$\text{V}_{\text{GS}} = 0 \text{ V}$, $\text{I}_s = -4.6 \text{ A}$, $d\text{I}_s/dt = 100 \text{ A}/\mu\text{s}$		80	100	ns

Notes:

1. Maximum power dissipation and thermal resistance based on an assumption that a 10 second pulse is equivalent to steady-state and using a single-sided maximum-copper mounting board.
2. Junction-to-ambient thermal resistance based on steady-state conditions in still air using mounting board with minimum heat dissipation characteristics.
3. Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0\%$.

NDS9936


Dual P-Channel Enhancement Mode Field Effect Transistor

General Description

These n-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 5A, 30V. $R_{DS(ON)} = 0.05\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package
- Critical DC electrical parameters specified at elevated temperature



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9936	Units
V_{DSS}	Drain-Source Voltage	30	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1 \text{ M}\Omega$)	30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 5.0	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 4.0	A
	- Pulsed	± 40	A
P_D	Total Power Dissipation @ $T_c = 25^\circ\text{C}$	2 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

R_{QJA}	Thermal Resistance, Junction to Ambient (Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction to Ambient (Steady-State)	100 (Note 2)	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}$, $I_D = 250 \mu\text{A}$	30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}$, $V_{GS} = 0 \text{ V}$		2	20	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}$, $V_{DS} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}$, $V_{DS} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 3)						
$V_{GS(Th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$		1	3	V
			$T_c = 125^\circ\text{C}$	0.7	2.2	V
$R_{DS(ON)}$	Static Drain-Source On-Resistance	$V_{GS} = 10 \text{ V}$, $I_D = 5 \text{ A}$			0.05	Ω
		$V_{GS} = 4.5 \text{ V}$, $I_D = 3.9 \text{ A}$	$T_c = 125^\circ\text{C}$		0.1	Ω
$I_{D(on)}$	On-State Drain Current	$V_{GS} = 10 \text{ V}$, $V_{DS} = 10 \text{ V}$	40			A
		$V_{GS} = 4.5 \text{ V}$, $V_{DS} = 10 \text{ V}$	20			A
g_{FS}	Forward Transconductance	$V_{DS} = 10 \text{ V}$, $I_D = 3.5 \text{ A}$	3	8		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{DS} = 15 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1.0 \text{ MHz}$		525		pF
C_{oss}	Output Capacitance			315		pF
C_{rss}	Reverse Transfer Capacitance			185		pF
SWITCHING CHARACTERISTICS (Note 3)						
$t_{D(ON)}$	Turn - On Delay Time	$V_{DD} = 15 \text{ V}$, $I_D = 1 \text{ A}$, $V_{GS} = 10 \text{ V}$, $R_{GEN} = 6 \Omega$		12	30	ns
t_r	Turn - On Rise Time			10	25	ns
$t_{D(OFF)}$	Turn - Off Delay Time			25	50	ns
t_f	Turn - Off Fall Time			10	50	ns
Q_g	Total Gate Charge	$V_{DS} = 15 \text{ V}$, $I_D = 5 \text{ A}$, $V_{GS} = 10 \text{ V}$		17	35	nC
Q_{gs}	Gate-Source Charge			1.5		nC
Q_{gd}	Gate-Drain Charge			3.7		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				1.7	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_s = 1.7 \text{ A}$ (Note 3)		0.78	1.2	V
t_r	Reverse Recovery Time	$V_{GS} = 0 \text{ V}$, $I_s = 5 \text{ A}$, $dI_s/dt = 100 \text{ A}/\mu\text{s}$		70	160	ns
Notes:						
1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state and using a single-sided maximum copper mounting board.						
2. Junction-to-ambient thermal resistance based on steady-state conditions in still air using mounting board with minimum heat dissipation characteristics.						
3. Pulse Test: Pulse Width $\leq 300 \text{ ms}$, Duty Cycle $\leq 2.0\%$.						

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve for Surface-Mounted Device.

NDS9942



Dual N & P-Channel Enhancement Mode Field Effect Transistor

General Description

These dual n- and p-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Channel 3.0A, 20V, $R_{DS(ON)} = 0.125\Omega$.
- P-Channel -2.5A, -20V, $R_{DS(ON)} = 0.20\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	20	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	20	-20	V
V_{GSS}	Gate-Source Voltage	± 20	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.0	± 2.5	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.5	± 2.0	A
	- Pulsed	± 10	± 10	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2 (Note 1)		W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		°C

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$ $V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	N-Ch	20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$ $T_c = 55^\circ\text{C}$	N-Ch			2	μA
		$V_{\text{DS}} = -16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$ $T_c = 55^\circ\text{C}$	P-Ch			25	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$	All			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$	All			-100	nA
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS(H)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$ $T_c = 125^\circ\text{C}$	N-Ch	1	1.5	3	V
				0.7	1.1	2.2	V
	Static Drain-Source On-Resistance	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$ $T_c = 125^\circ\text{C}$	P-Ch	-1	-2	-3	V
				-0.85	-1.7	-2.6	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 1.0\text{ A}$ $T_c = 125^\circ\text{C}$	N-Ch		0.062	0.125	Ω
					0.085	0.175	Ω
		$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 0.5\text{ A}$ $T_c = 125^\circ\text{C}$			0.08	0.25	Ω
					0.11	0.35	Ω
	On-State Drain Current	$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -1.0\text{ A}$ $T_c = 125^\circ\text{C}$	P-Ch		0.18	0.2	Ω
					0.24	0.35	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -0.5\text{ A}$ $T_c = 125^\circ\text{C}$			0.26	0.4	Ω
					0.35	0.56	Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 5\text{ V}$	N-Ch	10			A
		$V_{\text{GS}} = 4.5\text{ V}$, $V_{\text{DS}} = 5\text{ V}$		2			A
		$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	P-Ch	-10			A
		$V_{\text{GS}} = -4.5\text{ V}$, $V_{\text{DS}} = -5\text{ V}$		-2			A
g_{fs}	Forward Transconductance	$V_{\text{DS}} = 15\text{ V}$, $I_{\text{D}} = 3\text{ A}$	N-Ch		7		S
		$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -3\text{ A}$	P-Ch		4		S
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	N-Channel $V_{\text{DS}} = 10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		525		pF
C_{oss}	Output Capacitance	P-Channel $V_{\text{DS}} = -10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	P-Ch		525		pF
C_{rss}	Reverse Transfer Capacitance		N-Ch	315			pF
			P-Ch	300			pF
			N-Ch	185			pF
			P-Ch	130			pF

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(ON)}$	Turn - On Delay Time	N-Channel $V_{DD} = 10 \text{ V}$, $I_D = 1 \text{ A}$, $V_{GEN} = 10 \text{ V}$, $R_{GEN} = 6 \Omega$	N-Ch		6	15	ns
t_r	Turn - On Rise Time		P-Ch		8	40	ns
$t_{D(OFF)}$	Turn - Off Delay Time	P-Channel $V_{DD} = -10 \text{ V}$, $I_D = -1 \text{ A}$, $V_{GEN} = -10 \text{ V}$, $R_{GEN} = 6 \Omega$	N-Ch		12	20	ns
t_f	Turn - Off Fall Time		P-Ch		15	40	ns
Q_g	Total Gate Charge	N-Channel $V_{DS} = 10 \text{ V}$, $I_D = 2.3 \text{ A}$, $V_{GS} = 10 \text{ V}$	N-Ch		22	50	ns
Q_{gs}	Gate-Source Charge		P-Ch		25	90	ns
Q_{gd}	Gate-Drain Charge	P-Channel $V_{DS} = -10 \text{ V}$, $I_D = -2.3 \text{ A}$, $V_{GS} = -10 \text{ V}$	N-Ch		8	50	ns
			P-Ch		8	50	ns

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

I_s	Maximum Continuous Drain-Source Diode Forward Current	N-Ch		1.6	A	
		P-Ch		-1.6	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_s = 1.25 \text{ A}$ (Note 2)	N-Ch	0.78	1.2	V
		$V_{GS} = 0 \text{ V}$, $I_s = -1.25 \text{ A}$ (Note 2)	P-Ch	-0.94	-1.6	V
t_{rr}	Reverse Recovery Time	N-Channel $V_{GS} = 0 \text{ V}$, $I_s = 1.25 \text{ A}$, $dI_s/dt = 100 \text{ A}/\mu\text{s}$	N-Ch	28	100	ns
			P-Ch	29	100	ns
I_{rr}	Reverse Recovery Current	P-Channel $V_{GS} = 0 \text{ V}$, $I_s = -1.25 \text{ A}$, $dI_s/dt = 100 \text{ A}/\mu\text{s}$	N-Ch	2.1		A
			P-Ch	1.9		A

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%.

Typical Electrical Characteristics: N-Channel




Figure 1. N-Channel On-Region Characteristic.




Figure 2. N-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. N-Channel On-Resistance Variation with Temperature.




Figure 4. N-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 5. N-Channel Transfer Characteristic.




Figure 6. N-Channel Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. N-Channel Breakdown Voltage Variation with Temperature.




Figure 8. N-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. N-Channel Capacitance Characteristics.




Figure 10. N-Channel Gate Charge Characteristic.




Figure 11. N-Channel Transconductance Variation with Drain Current and Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 12. P-Channel On-Region Characteristics.




Figure 13. P-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 14. P-Channel On-Resistance Variation with Temperature.




Figure 15. P-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 16. P-Channel Transfer Characteristics.




Figure 17. P-Channel Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 18. P-Channel Breakdown Voltage Variation with Temperature.




Figure 19. P-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 20. P-Channel Capacitance Characteristics.




Figure 21. P-Channel Gate Charge Characteristic.




Figure 22. P-Channel Transconductance Variation with Drain Current and Temperature.

Typical Electrical Characteristic: N & P-Channel (continued)




Figure 23. Maximum Safe Operating Area for both N & P-Channel.




Figure 24. Transient Thermal Response Curve for N or P-Channel Surface-Mounted Device.




Figure 25. N or P-Channel Switching Test Circuit.






Figure 26. N or P-Channel Switching Waveforms.

NDS9943
Dual N & P-Channel Enhancement Mode Field Effect Transistor
General Description

These dual n- and p-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Channel 3.0A, 20V, $R_{DS(ON)} = 0.125\Omega$.
- P-Channel -2.8A, -20V, $R_{DS(ON)} = 0.16\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	20	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{DS} \leq 1\text{ M}\Omega$)	20	-20	V
V_{GSS}	Gate-Source Voltage	± 20	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.0	± 2.8	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.5	± 2.3	A
	- Pulsed	± 10	± 10	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2 (Note 1)		W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		°C

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$ $V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	N-Ch	20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$ $T_c = 55^\circ\text{C}$	N-Ch	-20			V
		$V_{\text{DS}} = -16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$ $T_c = 55^\circ\text{C}$	P-Ch		2	25	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$				100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$				-100	nA
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS}(\text{h})}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$ $T_c = 125^\circ\text{C}$	N-Ch	1	1.5	3	V
				0.7	1.1	2.2	V
		$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$ $T_c = 125^\circ\text{C}$	P-Ch	-1		-3	V
				TBD		TBD	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 3.0\text{ A}$ $T_c = 125^\circ\text{C}$	N-Ch		0.062	0.125	Ω
					0.085	0.175	Ω
		$V_{\text{GS}} = 6\text{ V}$, $I_{\text{D}} = 2.0\text{ A}$			0.073	0.16	Ω
		$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 1.5\text{ A}$ $T_c = 125^\circ\text{C}$			0.08	0.25	Ω
		$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -3.0\text{ A}$ $T_c = 125^\circ\text{C}$	P-Ch			0.11	Ω
						0.16	Ω
		$V_{\text{GS}} = -6\text{ V}$, $I_{\text{D}} = -2.0\text{ A}$				TBD	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -1.5\text{ A}$ $T_c = 125^\circ\text{C}$				0.2	Ω
$I_{\text{D}(\text{on})}$	On-State Drain Current	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 5\text{ V}$	N-Ch	10			A
		$V_{\text{GS}} = 4.5\text{ V}$, $V_{\text{DS}} = 5\text{ V}$		2			A
		$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	P-Ch	-10			A
		$V_{\text{GS}} = -4.5\text{ V}$, $V_{\text{DS}} = -5\text{ V}$		-2			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 15\text{ V}$, $I_{\text{D}} = 3.0\text{ A}$	N-Ch		7		S
		$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -3.0\text{ A}$	P-Ch		TBD		S
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	N-Channel $V_{\text{DS}} = 10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		525		pF
C_{oss}	Output Capacitance		P-Ch		TBD		pF
C_{rss}	Reverse Transfer Capacitance		N-Ch		315		pF
			P-Ch		TBD		pF
			N-Ch		185		pF
			P-Ch		TBD		pF

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(ON)}$	Turn - On Delay Time	N-Channel $V_{DD} = 20\text{ V}$, $I_D = 1\text{ A}$, $V_{GEN} = 10\text{ V}$, $R_{GEN} = 6\Omega$	N-Ch		6	15	ns
t_r	Turn - On Rise Time		P-Ch			40	ns
$t_{D(OFF)}$	Turn - Off Delay Time	P-Channel $V_{DD} = -20\text{ V}$, $I_D = -1\text{ A}$, $V_{GEN} = -10\text{ V}$, $R_{GEN} = 6\Omega$	N-Ch		12	20	ns
t_f	Turn - Off Fall Time		P-Ch			40	ns
Q_g	Total Gate Charge	N-Channel $V_{DS} = 10\text{ V}$, $I_D = 2.3\text{ A}$, $V_{GS} = 10\text{ V}$	N-Ch		22	50	ns
Q_{gs}	Gate-Source Charge	P-Channel $V_{DS} = -10\text{ V}$, $I_D = -2.3\text{ A}$, $V_{GS} = -10\text{ V}$	P-Ch			90	ns
Q_{gd}	Gate-Drain Charge		N-Ch		8	50	ns
			P-Ch			50	ns
			N-Ch		17	25	nC
			P-Ch		TBD	25	nC
			N-Ch		1.2		nC
			P-Ch		TBD		nC
			N-Ch		5		nC
			P-Ch		TBD		nC

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

I_s	Maximum Continuous Drain-Source Diode Forward Current	N-Ch		1.6	A	
		P-Ch		-1.6	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_s = 1.25\text{ A}$ (Note 2)	N-Ch	0.78	1.2	V
		$V_{GS} = 0\text{ V}$, $I_s = -1.25\text{ A}$ (Note 2)	P-Ch		-1.6	V
t_{rr}	Reverse Recovery Time	N-Channel $V_{GS} = 0\text{ V}$, $I_s = 1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	N-Ch		100	ns
I_{rr}	Reverse Recovery Current	P-Channel $V_{GS} = 0\text{ V}$, $I_s = -1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	P-Ch		100	ns
		N-Ch	TBD		A	
		P-Ch	TBD		A	

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

DYNAMIC CHARACTERISTICS							
V _D	V _G	I _D	I _G	Intrinsic Transistor Characteristics			
				N-Channel	P-Channel	Optical Characteristics	Reverse Transfer Characteristics
5	0	100					
5	10	100					
5	20	100					
5	30	100					
5	40	100					
5	50	100					
5	60	100					
5	70	100					
5	80	100					
5	90	100					
5	100	100					
5	110	100					
5	120	100					
5	130	100					
5	140	100					
5	150	100					
5	160	100					
5	170	100					
5	180	100					
5	190	100					
5	200	100					
5	210	100					
5	220	100					
5	230	100					
5	240	100					
5	250	100					
5	260	100					
5	270	100					
5	280	100					
5	290	100					
5	300	100					
5	310	100					
5	320	100					
5	330	100					
5	340	100					
5	350	100					
5	360	100					
5	370	100					
5	380	100					
5	390	100					
5	400	100					
5	410	100					
5	420	100					
5	430	100					
5	440	100					
5	450	100					
5	460	100					
5	470	100					
5	480	100					
5	490	100					
5	500	100					
5	510	100					
5	520	100					
5	530	100					
5	540	100					
5	550	100					
5	560	100					
5	570	100					
5	580	100					
5	590	100					
5	600	100					
5	610	100					
5	620	100					
5	630	100					
5	640	100					
5	650	100					
5	660	100					
5	670	100					
5	680	100					
5	690	100					
5	700	100					
5	710	100					
5	720	100					
5	730	100					
5	740	100					
5	750	100					
5	760	100					
5	770	100					
5	780	100					
5	790	100					
5	800	100					
5	810	100					
5	820	100					
5	830	100					
5	840	100					
5	850	100					
5	860	100					
5	870	100					
5	880	100					
5	890	100					
5	900	100					
5	910	100					
5	920	100					
5	930	100					
5	940	100					
5	950	100					
5	960	100					
5	970	100					
5	980	100					
5	990	100					
5	1000	100					

Typical Electrical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Transconductance Variation with Drain Current and Temperature.




Figure 12. Transfer Characteristics.

Typical Electrical Characteristic: N & P-Channel (continued)




Figure 12. Maximum Safe Operating Area.




Figure 13. Transient Thermal Response Curve for Surface-Mounted Device.




Figure 14. Switching Test Circuit




Figure 15. Switching Waveforms

NDS9945


Dual N-Channel Enhancement Mode Field Effect Transistor

General Description

These n-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.5A, 60V. $R_{DS(ON)} = 0.10\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9945	Units
V_{DSS}	Drain-Source Voltage	60	V
V_{DGR}	Drain-Gate Voltage ($R_{DS} \leq 1\text{ M}\Omega$)	60	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.5	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.8	A
	- Pulsed	± 10	A
P_D	Total Power Dissipation @ $T_c = 25^\circ\text{C}$	2 (Note 1)	W
	Derate above 25°C	0.016	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction to Ambient (Surface Mounted. Pulse time = 10 seconds)	50 (Note 1)	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Surface Mounted. Steady-State)	100	$^\circ\text{C/W}$

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 48\text{ V}$, $V_{\text{GS}} = 0\text{ V}$		1	$25\text{ }\mu\text{A}$	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS}(\text{R})}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	1	1.5	3	V
			$T_c = 125^\circ\text{C}$	0.7		V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$		0.084	0.1	Ω
		$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 2.5\text{ A}$	$T_c = 125^\circ\text{C}$	0.13	0.2	Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 10\text{ V}$	10			A
		$V_{\text{GS}} = 4.5\text{ V}$, $V_{\text{DS}} = 10\text{ V}$	3.5			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 10\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$	4	6.3		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		435		pF
C_{oss}	Output Capacitance			120		pF
C_{rss}	Reverse Transfer Capacitance			30		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = 30\text{V}$, $I_{\text{D}} = 1\text{ A}$, $V_{\text{GS}} = 10\text{ V}$, $R_{\text{GEN}} = 6\Omega$		8		ns
t_r	Turn - On Rise Time			4		ns
$t_{\text{D(OFF)}}$	Turn - Off Delay Time			24		ns
t_f	Turn - Off Fall Time			7		ns
Q_g	Total Gate Charge	$V_{\text{DS}} = 30\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$, $V_{\text{GS}} = 10\text{ V}$		13	30	nC
Q_{gs}	Gate-Source Charge			1.2		nC
Q_{gd}	Gate-Drain Charge			4.7		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				1.7	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = 1.7\text{ A}$ (Note 2)		0.8	1.2	V
t_r	Reverse Recovery Time	$V_{\text{GS}} = 0\text{V}$, $I_s = 1.7\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		52		ns
I_r	Reverse Recovery Current			2.3		A

Notes:

- Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
- Pulse Test: Pulse Width $\leq 300\text{ ms}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Maximum Safe Operating Area.




Figure 17. Transient Thermal Response Curve.




Figure 15. Switching Waveforms




Figure 17. Switching Test Circuit

NDS9947


Dual P-Channel Enhancement Mode Field Effect Transistor

General Description

These p-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.5A, -20V, $R_{DS(on)} = 0.11\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(on)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9947	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{gs} \leq 1\text{ M}\Omega$)	-20	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous $T_A = 25^\circ\text{C}$	± 3.5	A
	- Pulsed	± 10	A
I_D	Drain Current - Continuous $T_A = 70^\circ\text{C}$	± 2.5	A
P_D	Maximum Power Dissipation $T_A = 25^\circ\text{C}$	2 (Note 1)	W
	$T_A = 70^\circ\text{C}$	1.3 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$			-1	μA
			$T_c = 55^\circ\text{C}$			-10 μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(Th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-1		-3	V
			$T_c = 125^\circ\text{C}$		TBD	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -3.5\text{ A}$			0.11	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -1\text{ A}$	$T_c = 125^\circ\text{C}$		0.19	Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	-14			A
		$V_{\text{GS}} = -4.5\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	-2.5			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -3.5\text{ A}$		TBD		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = -10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		TBD		pF
C_{oss}	Output Capacitance			TBD		pF
C_{rss}	Reverse Transfer Capacitance			TBD		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = -10\text{ V}$, $I_{\text{D}} = -1\text{ A}$, $V_{\text{GEN}} = -10\text{ V}$, $R_{\text{GEN}} = 6\text{ }\Omega$			TBD	ns
t_r	Turn - On Rise Time				TBD	ns
$t_{\text{D(OFF)}}$	Turn - Off Delay Time				TBD	ns
t_f	Turn - Off Fall Time				TBD	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -10\text{ V}$,		TBD		nC
Q_{gs}	Gate-Source Charge	$I_{\text{D}} = -3.5\text{ A}$, $V_{\text{GS}} = -10\text{ V}$		TBD		nC
Q_{gd}	Gate-Drain Charge			TBD		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				-3.5	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = -3.5\text{ A}$ (Note 2)			-1.2	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0\text{ V}$, $I_s = 3.5\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$			100	ns
I_{rr}	Reverse Recovery Current			TBD		A

Notes:


1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

NDS9948
Dual P-Channel Enhancement Mode Field Effect Transistor
General Description

These p-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 2.3A, -60V. $R_{DS(ON)} = 0.25\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9948	Units
V_{DSS}	Drain-Source Voltage	-60	V
V_{DGR}	Drain-Gate Voltage ($R_{DS} \leq 1\text{ M}\Omega$)	-60	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous $T_A = 25^\circ\text{C}$	± 2.3	A
	- Pulsed	± 10	A
V	Drain Current - Continuous $T_A = 70^\circ\text{C}$	± 1.8	A
P_D	Maximum Power Dissipation $T_A = 25^\circ\text{C}$	2 (Note 1)	W
	$T_A = 70^\circ\text{C}$	1.3 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	$^\circ\text{C}/\text{W}$
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	$^\circ\text{C}/\text{W}$

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-60			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -40\text{ V}$, $V_{\text{GS}} = 0\text{ V}$			-2	μA
			$T_c = 55^\circ\text{C}$			μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{\text{GS(h)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-1		-3	V
			$T_c = 125^\circ\text{C}$		TBD	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -2.3\text{ A}$			0.25	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -1.6\text{ A}$	$T_c = 125^\circ\text{C}$			Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	-10			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -2.3\text{ A}$		TBD		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = -25\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		TBD		pF
C_{oss}	Output Capacitance			TBD		pF
C_{rss}	Reverse Transfer Capacitance			TBD		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = -30\text{ V}$, $I_{\text{D}} = -1\text{ A}$, $V_{\text{GEN}} = -10\text{ V}$, $R_{\text{GEN}} = 6\text{ }\Omega$			TBD	ns
t_r	Turn - On Rise Time				TBD	ns
$t_{\text{D(OFF)}}$	Turn - Off Delay Time				TBD	ns
t_f	Turn - Off Fall Time				TBD	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -30\text{ V}$, $I_{\text{D}} = -2.3\text{ A}$, $V_{\text{GS}} = -10\text{ V}$		TBD		nC
Q_{gs}	Gate-Source Charge			TBD		nC
Q_{gd}	Gate-Drain Charge			TBD		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				-2.3	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = -2.3\text{ A}$ (Note 2)			-1.2	V
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0\text{ V}$, $I_s = 2.3\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		TBD		ns
I_{rr}	Reverse Recovery Current			TBD		A

Notes:


1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

NDS9952
Dual N & P-Channel Enhancement Mode Field Effect Transistor
General Description

These dual n- and p-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Channel 3.5A, 25V, $R_{DS(ON)} = 0.100\Omega$.
P-Channel -2.3A, -25V, $R_{DS(ON)} = 0.25\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	25	-25	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	25	-25	V
V_{GSS}	Gate-Source Voltage	± 20	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.5	± 2.3	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.8	± 1.9	A
	- Pulsed	± 14	± 9.2	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2 (Note 1)		W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		°C

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	N-Ch	25			V
		$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	P-Ch	-25			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 20\text{ V}$, $V_{\text{GS}} = 0\text{ V}$	N-Ch			2	μA
						25	μA
		$V_{\text{DS}} = -20\text{ V}$, $V_{\text{GS}} = 0\text{ V}$	P-Ch			-2	μA
						-25	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$				100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$				-100	nA
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	N-Ch	1	1.5	3	V
				0.7	1.1	2.2	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = V_{\text{DS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	P-Ch	-1	-2	-3	V
				-0.85	-1.7	-2.6	V
		$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 1.0\text{ A}$	N-Ch		0.062	0.100	Ω
					0.085	0.14	Ω
		$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 0.5\text{ A}$	P-Ch		0.08	0.15	Ω
					0.11	0.21	Ω
		$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -1.0\text{ A}$	N-Ch		0.18	0.25	Ω
					0.24	0.35	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -0.5\text{ A}$	P-Ch		0.26	0.4	Ω
					0.35	0.56	Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 5\text{ V}$	N-Ch	14			A
		$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	P-Ch	-10			A
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 15\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$	N-Ch		7		S
		$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -3.5\text{ A}$	P-Ch		3.8		S
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	N-Channel $V_{\text{DS}} = 10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		525		pF
			P-Ch		525		pF
C_{oss}	Output Capacitance	P-Channel $V_{\text{DS}} = -10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		315		pF
			P-Ch		300		pF
C_{rss}	Reverse Transfer Capacitance	N-Channel $V_{\text{DS}} = 10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		185		pF
			P-Ch		130		pF

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(ON)}$	Turn - On Delay Time	N-Channel $V_{DD} = 10\text{ V}$, $I_D = 1\text{ A}$, $V_{GEN} = 10\text{ V}$, $R_{GEN} = 6\Omega$	N-Ch	6	15	ns	
	Turn - On Rise Time		P-Ch	8	40	ns	
$t_{D(OFF)}$	Turn - Off Delay Time	P-Channel $V_{DD} = -10\text{ V}$, $I_D = -1\text{ A}$, $V_{GEN} = -10\text{ V}$, $R_{GEN} = 6\Omega$	N-Ch	12	20	ns	
	Turn - Off Fall Time		P-Ch	15	40	ns	
Q_g	Total Gate Charge	N-Channel $V_{DS} = 10\text{ V}$, $I_D = 2.3\text{ A}$, $V_{GS} = 10\text{ V}$	N-Ch	22	50	ns	
	Gate-Source Charge		P-Ch	25	90	ns	
Q_{gd}	Gate-Drain Charge	P-Channel $V_{DS} = -10\text{ V}$, $I_D = -2.3\text{ A}$, $V_{GS} = -10\text{ V}$	N-Ch	8	50	ns	
			P-Ch	8	50	ns	

DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS

I_s	Maximum Continuous Drain-Source Diode Forward Current	N-Ch		1.7	A
			P-Ch	-1.6	A
V_{SD}	Drain-Source Diode Forward Voltage	N-Ch $V_{GS} = 0\text{ V}$, $I_s = 1.25\text{ A}$ (Note 2)	0.78	1.4	V
			P-Ch $V_{GS} = 0\text{ V}$, $I_s = -1.25\text{ A}$ (Note 2)	-0.94	-1.6
t_{rr}	Reverse Recovery Time	N-Channel $V_{GS} = 0\text{ V}$, $I_s = 1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	28	75	ns
	Reverse Recovery Current		P-Ch $V_{GS} = 0\text{ V}$, $I_s = -1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	29	100
I_{rr}		P-Channel $V_{GS} = 0\text{ V}$, $I_s = -1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	2.1	5	A
			P-Ch	1.9	A

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.




Figure 6. N-Channel Transfer Characteristics
Variation with Temperature

Typical Electrical Characteristics: N-Channel




Figure 1. N-Channel On-Region Characteristic.




Figure 2. N-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. N-Channel On-Resistance Variation with Temperature.




Figure 4. N-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 5. N-Channel Transfer Characteristic.




Figure 6. N-Channel Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. N-Channel Breakdown Voltage Variation with Temperature.




Figure 8. N-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 9. N-Channel Capacitance Characteristics.




Figure 10. N-Channel Gate Charge Characteristic.




Figure 11. N-Channel Transconductance Variation with Drain Current and Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 12. P-Channel On-Region Characteristics.




Figure 13. P-Channel On-Resistance Variation with Gate Voltage and Drain Current.




Figure 14. P-Channel On-Resistance Variation with Temperature.




Figure 15. P-Channel On-Resistance Variation with Drain Current and Temperature.




Figure 16. P-Channel Transfer Characteristics.




Figure 17. P-Channel Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: P-Channel (continued)




Figure 18. P-Channel Breakdown Voltage Variation with Temperature.




Figure 19. P-Channel Body Diode Forward Voltage Variation with Current and Temperature.




Figure 20. P-Channel Capacitance Characteristics.




Figure 21. P-Channel Gate Charge Characteristic.





Figure 22. P-Channel Transconductance Variation with Drain Current and Temperature.



Typical Electrical Characteristic: N & P-Channel (continued)




Figure 23. Maximum Safe Operating Area for both N & P-Channel.




Figure 24. Transient Thermal Response Curve for N or P-Channel Surface-Mounted Device.




Figure 25. N or P-Channel Switching Test Circuit.





Figure 26. N or P-Channel Switching Waveforms.

NDS9953
Dual P-Channel Enhancement Mode Field Effect Transistor
General Description

These P-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 2.3A, -20V. $R_{DS(on)} = 0.25\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(on)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9953	Units
V_{DSS}	Drain-Source Voltage	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{DS(on)} \leq 1\text{ M}\Omega$)	-20	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous $T_A = 25^\circ\text{C}$	± 2.3	A
	- Pulsed	± 10	A
	- Continuous $T_A = 70^\circ\text{C}$	± 1.8	A
P_D	Maximum Power Dissipation $T_A = 25^\circ\text{C}$	2 (Note 1)	W
	$T_A = 70^\circ\text{C}$	1.3 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted, Pulse time = 10 seconds)	62.5 (Note 1)	$^\circ\text{C/W}$
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Surface Mounted, Steady-State)	100	$^\circ\text{C/W}$

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-20			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$			-2	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA	
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS(h)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	-1	-2	-3	V	
			$T_c = 125^\circ\text{C}$	-0.85	-1.7	-2.6	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -1\text{ A}$		0.18	0.25	Ω	
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -0.5\text{ A}$	$T_c = 125^\circ\text{C}$	0.24	0.35	Ω	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	-10			A	
		$V_{\text{GS}} = -4.5\text{ V}$, $V_{\text{DS}} = -5\text{ V}$	-1.5			A	
g_{FS}	Forward Transconductance	$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -2.3\text{ A}$		3.8		S	
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{\text{DS}} = -10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		525		pF	
C_{oss}	Output Capacitance			300		pF	
C_{rss}	Reverse Transfer Capacitance			130		pF	
SWITCHING CHARACTERISTICS (Note 2)							
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = -10\text{ V}$, $I_{\text{D}} = -1\text{ A}$, $V_{\text{GEN}} = -10\text{ V}$, $R_{\text{GEN}} = 6\text{ }\Omega$		8	40	ns	
t_r	Turn - On Rise Time			15	40	ns	
$t_{\text{D(OFF)}}$	Turn - Off Delay Time			25	90	ns	
t_f	Turn - Off Fall Time			8	50	ns	
Q_g	Total Gate Charge	$V_{\text{DS}} = -10\text{ V}$,		15	25	nC	
Q_{gs}	Gate-Source Charge	$I_{\text{D}} = -2.3\text{ A}$, $V_{\text{GS}} = -10\text{ V}$		1.2		nC	
Q_{gd}	Gate-Drain Charge			4.8		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I_s	Maximum Continuous Drain-Source Diode Forward Current				-1.6	A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = -1.25\text{ A}$ (Note 2)		-0.94	-1.6	V	
t_r	Reverse Recovery Time	$V_{\text{GS}} = 0\text{ V}$, $I_s = 1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		29	100	ns	
	Reverse Recovery Current			1.9		A	

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Drain Current Variation with Gate Voltage and Temperature.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve.

NDS9955


Dual N-Channel Enhancement Mode Field Effect Transistor

General Description

These n-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.0A, 50V, $R_{DS(ON)} = 0.130\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.



Absolute Maximum Ratings

$T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9955	Units
V_{DSS}	Drain-Source Voltage	50	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	50	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.3	A
	- Pulsed	± 10	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units	
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	50			V	
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 40\text{ V}$, $V_{\text{GS}} = 0\text{ V}$		2		μA	
			$T_c = 55^\circ\text{C}$		25	μA	
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			100	nA	
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$			-100	nA	
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS(Th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	1	1.5	3	V	
			$T_c = 125^\circ\text{C}$	0.7		2.2	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 3.0\text{ A}$		0.084	0.13	Ω	
			$T_c = 125^\circ\text{C}$	0.13	0.2	Ω	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 1.5\text{ A}$		0.11	0.2	Ω	
			$T_c = 125^\circ\text{C}$	0.17	0.3	Ω	
g_{FS}	Forward Transconductance	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 10\text{ V}$	10			A	
		$V_{\text{GS}} = 4.5\text{ V}$, $V_{\text{DS}} = 10\text{ V}$	3.5			A	
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 10\text{ V}$, $I_{\text{D}} = 3.0\text{ A}$	4	6		S	
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	$V_{\text{DS}} = 25\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$		435		pF	
C_{oss}	Output Capacitance			120		pF	
C_{rss}	Reverse Transfer Capacitance			30		pF	
SWITCHING CHARACTERISTICS (Note 2)							
$t_{\text{D(ON)}}$	Turn - On Delay Time	$V_{\text{DD}} = 25\text{ V}$, $I_{\text{D}} = 1\text{ A}$, $V_{\text{GS}} = 10\text{ V}$, $R_{\text{GEN}} = 6\Omega$		8	20	ns	
t_r	Turn - On Rise Time			4	20	ns	
$t_{\text{D(OFF)}}$	Turn - Off Delay Time			24	70	ns	
t_f	Turn - Off Fall Time			7	50	ns	
Q_g	Total Gate Charge	$V_{\text{DS}} = 25\text{ V}$, $I_{\text{D}} = 2\text{ A}$, $V_{\text{GS}} = 10\text{ V}$		13	30	nC	
Q_{gs}	Gate-Source Charge			0.8		nC	
Q_{gd}	Gate-Drain Charge			4.2		nC	
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I_s	Maximum Continuous Drain-Source Diode Forward Current			2		A	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_s = 1.5\text{ A}$ (Note 2)		0.8	1.2	V	
t_{rr}	Reverse Recovery Time	$V_{\text{GS}} = 0\text{ V}$, $I_s = 1.5\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		52	100	ns	
				2.3		A	
Notes:							
1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.							
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.							

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Drain Current Variation with Gate Voltage and Temperature.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature.




Figure 14. Maximum Safe Operating Area.





Figure 15. Transient Thermal Response Curve.




NDS9956
Dual N-Channel Enhancement Mode Field Effect Transistor
General Description

These n-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- 3.5A, 20V, $R_{DS(ON)} = 0.10\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package
- Critical DC electrical parameters specified at elevated temperature


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	NDS9956	Units
V_{DSS}	Drain-Source Voltage	20	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	20	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.5	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.8	A
	- Pulsed	± 14	A
P_D	Total Power Dissipation @ $T_c = 25^\circ\text{C}$	2 (Note 1)	W
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

R_{QJA}	Thermal Resistance, Junction to Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction to Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0\text{ V}$, $I_D = 250\text{ }\mu\text{A}$	20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = 16\text{ V}$, $V_{GS} = 0\text{ V}$			2	μA
			$T_c = 55^\circ\text{C}$		25	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{GS} = 20\text{ V}$, $V_{DS} = 0\text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{GS} = -20\text{ V}$, $V_{DS} = 0\text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
$V_{GS(\text{th})}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250\text{ }\mu\text{A}$	1		3	V
			$T_c = 125^\circ\text{C}$		0.7	2.2
$R_{DS(\text{ON})}$	Static Drain-Source On-Resistance	$V_{GS} = 10\text{ V}$, $I_D = 2.2\text{ A}$		0.062	0.1	Ω
		$V_{GS} = 4.5\text{ V}$, $I_D = 1\text{ A}$	$T_c = 125^\circ\text{C}$		0.085	0.2
				0.08	0.2	Ω
$I_{D(\text{on})}$	On-State Drain Current	$V_{GS} = 10\text{ V}$, $V_{DS} = 10\text{ V}$	14			A
		$V_{GS} = 4.5\text{ V}$, $V_{DS} = 10\text{ V}$		3.5		A
g_{fs}	Forward Transconductance	$V_{DS} = 10\text{ V}$, $I_D = 3.5\text{ A}$	3	7		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{DS} = 10\text{ V}$, $V_{GS} = 0\text{ V}$,		525		pF
C_{oss}	Output Capacitance	$f = 1.0\text{ MHz}$		315		pF
C_{rss}	Reverse Transfer Capacitance			185		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{D(\text{ON})}$	Turn - On Delay Time	$V_{DD} = 10\text{ V}$, $I_D = 1\text{ A}$,		6	20	ns
		$V_{GS} = 10\text{ V}$, $R_{\text{GEN}} = 6\text{ }\Omega$		12	20	ns
$t_{D(\text{OFF})}$	Turn - Off Delay Time			22	90	ns
t_f	Turn - Off Fall Time			8	50	ns
Q_g	Total Gate Charge	$V_{DS} = 10\text{ V}$,		17	30	nC
Q_{gs}	Gate-Source Charge	$I_D = 1.8\text{ A}$, $V_{GS} = 10\text{ V}$		1.2		nC
Q_{gd}	Gate-Drain Charge			5		nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_s	Maximum Continuous Drain-Source Diode Forward Current				1.7	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_s = 1.25\text{ A}$ (Note 2)		0.78	1.4	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0\text{ V}$, $I_s = 1.25\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$		70	100	ns

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ ms}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics.

Typical Electrical Characteristics (continued)




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical Characteristics (continued)




Figure 13. Transconductance Variation




Figure 14. Maximum Safe Operating Area.




Figure 15. Transient Thermal Response Curve for Surface-Mounted Device.



Parameter	Value	Unit	Parameter	Value	Unit
V _{GS}	0.5	V	V _{DS}	50	V
V _{DS}	0.5	V	I _D	50	A
V _{DS} ±	0.5 ±	V	I _D ±	50 ±	A
A _G	±3.5	A	A _D	±2.5	A
A _G	±8.5	A	A _D ±	8.5 ±	A
A _G ±	1.4	A			
W	5	mm			
D ₁	0.01 to 0.2				
W _{DP}	0.005 to 0.05	mm			
W _{DP}	0.01	mm			

NDS9958
Dual N & P-Channel Enhancement Mode Field Effect Transistor
General Description

These dual n- and p-channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulses in the avalanche and commutation modes. These devices are particularly suited for low voltage applications such as laptop computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- N-Channel 3.5A, 20V, $R_{DS(ON)} = 0.100\Omega$.
- P-Channel -3.5A, -20V, $R_{DS(ON)} = 0.110\Omega$.
- Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor.
- High density cell design (3.8 million/in²) for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.
- Dual (N & P-Channel) MOSFET in surface mount package.
- Critical DC electrical parameters specified at elevated temperature.


Absolute Maximum Ratings
 $T_c = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	20	-20	V
V_{DGR}	Drain-Gate Voltage ($R_{GS} \leq 1\text{ M}\Omega$)	20	-20	V
V_{GSS}	Gate-Source Voltage	± 20	± 20	V
I_D	Drain Current - Continuous @ $T_A = 25^\circ\text{C}$	± 3.5	± 3.5	A
	- Continuous @ $T_A = 70^\circ\text{C}$	± 2.8	± 2.8	A
	- Pulsed	± 14	± 14	A
P_D	Maximum Power Dissipation @ $T_A = 25^\circ\text{C}$	2 (Note 1)		W
$T_{J,T_{STG}}$	Operating and Storage Temperature Range	-55 to 150		°C

THERMAL CHARACTERISTICS

$R_{QJA}(t)$	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Pulse time = 10 seconds)	62.5 (Note 1)	°C/W
R_{QJA}	Thermal Resistance, Junction-to-Ambient (Surface Mounted. Steady-State)	100	°C/W

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
OFF CHARACTERISTICS							
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$ $V_{\text{GS}} = 0\text{ V}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	N-Ch	20			V
			P-Ch	-20			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$	N-Ch			1	μA
						10	μA
	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16\text{ V}$, $V_{\text{GS}} = 0\text{ V}$	P-Ch			-1	μA
						-10	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$				100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20\text{ V}$, $V_{\text{DS}} = 0\text{ V}$				-100	nA
ON CHARACTERISTICS (Note 2)							
$V_{\text{GS(H)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = 250\text{ }\mu\text{A}$	N-Ch	1	1.5	3	V
				0.7	1.1	2.2	V
	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$, $I_{\text{D}} = -250\text{ }\mu\text{A}$	P-Ch	-1		-3	V
				TBD		TBD	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$	N-Ch		0.062	0.100	Ω
					0.085	0.14	Ω
		$V_{\text{GS}} = 6\text{ V}$, $I_{\text{D}} = 3.0\text{ A}$			0.073	0.12	Ω
		$V_{\text{GS}} = 4.5\text{ V}$, $I_{\text{D}} = 1.0\text{ A}$			0.08	0.15	Ω
	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10\text{ V}$, $I_{\text{D}} = -3.5\text{ A}$	P-Ch		0.11	0.21	Ω
						0.11	Ω
		$V_{\text{GS}} = -6\text{ V}$, $I_{\text{D}} = -3.0\text{ A}$				TBD	Ω
		$V_{\text{GS}} = -4.5\text{ V}$, $I_{\text{D}} = -1.0\text{ A}$				0.12	Ω
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10\text{ V}$, $V_{\text{DS}} = 5\text{ V}$	N-Ch	14			A
		$V_{\text{GS}} = -10\text{ V}$, $V_{\text{DS}} = -5\text{ V}$		-14			A
		$V_{\text{GS}} = 4.5\text{ V}$, $V_{\text{DS}} = 5\text{ V}$		3.5			A
		$V_{\text{GS}} = -4.5\text{ V}$, $V_{\text{DS}} = -5\text{ V}$		-2.5			A
g_{fs}	Forward Transconductance	$V_{\text{DS}} = 15\text{ V}$, $I_{\text{D}} = 3.5\text{ A}$	N-Ch		7		S
		$V_{\text{DS}} = -15\text{ V}$, $I_{\text{D}} = -3.5\text{ A}$			TBD		S
DYNAMIC CHARACTERISTICS							
C_{iss}	Input Capacitance	N-Channel $V_{\text{DS}} = 10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		525		pF
					TBD		pF
C_{oss}	Output Capacitance	P-Channel $V_{\text{DS}} = -10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	P-Ch		315		pF
					TBD		pF
C_{res}	Reverse Transfer Capacitance	N-Channel $V_{\text{DS}} = 10\text{ V}$, $V_{\text{GS}} = 0\text{ V}$, $f = 1.0\text{ MHz}$	N-Ch		185		pF
					TBD		pF

Electrical Characteristics ($T_c = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(ON)}$	Turn - On Delay Time	N-Channel $V_{DD} = 10\text{ V}$, $I_D = 1\text{ A}$, $V_{GEN} = 10\text{ V}$, $R_{GEN} = 6\Omega$	N-Ch		6		ns
t_r	Turn - On Rise Time	P-Channel $V_{DD} = -10\text{ V}$, $I_D = -1\text{ A}$, $V_{GEN} = -10\text{ V}$, $R_{GEN} = 6\Omega$	P-Ch	TBD			ns
$t_{D(OFF)}$	Turn - Off Delay Time	N-Channel $V_{DD} = 10\text{ V}$, $I_D = 1\text{ A}$, $V_{GEN} = 10\text{ V}$, $R_{GEN} = 6\Omega$	N-Ch	12			ns
t_f	Turn - Off Fall Time	P-Channel $V_{DD} = -10\text{ V}$, $I_D = -1\text{ A}$, $V_{GEN} = -10\text{ V}$, $R_{GEN} = 6\Omega$	P-Ch	TBD			ns
Q_g	Total Gate Charge	N-Channel $V_{DS} = 10\text{ V}$, $I_D = 3.5\text{ A}$, $V_{GS} = 10\text{ V}$	N-Ch	17			nC
Q_{gs}	Gate-Source Charge	P-Channel $V_{DS} = -10\text{ V}$, $I_D = -3.5\text{ A}$, $V_{GS} = -10\text{ V}$	P-Ch	TBD			nC
Q_{gd}	Gate-Drain Charge	N-Channel $V_{DS} = 10\text{ V}$, $I_D = -3.5\text{ A}$, $V_{GS} = -10\text{ V}$	N-Ch	5			nC
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS							
I_s	Maximum Continuous Drain-Source Diode Forward Current	$V_{GS} = 0\text{ V}$, $I_s = 3.5\text{ A}$ (Note 2)	N-Ch		1.7		A
			P-Ch		-1.7		A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_s = -3.5\text{ A}$ (Note 2)	N-Ch	0.86	1.2		V
			P-Ch		-1.2		V
t_{rr}	Reverse Recovery Time	N-Channel $V_{GS} = 0\text{ V}$, $I_s = 3.5\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	N-Ch		100		ns
			P-Ch		100		ns
I_{rr}	Reverse Recovery Current	P-Channel $V_{GS} = 0\text{ V}$, $I_s = -3.5\text{ A}$, $dI_s/dt = 100\text{ A}/\mu\text{s}$	N-Ch	TBD			A
			P-Ch	TBD			A

Notes:

1. Power dissipation and thermal resistance determinations based on an assumption that a 10 second pulse is equivalent to steady-state.
2. Pulse Test: Pulse Width $\leq 300\text{ }\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

DYNAMIC CHARACTERISTICS							
Output Characteristics		Input Characteristics		Reverse Transfer Characteristics			
Symbol	Parameter	Symbol	Parameter	Symbol	Parameter	Symbol	Parameter
I_D	$I_D = 1\text{ A}$	V_{GS}	$V_{GS} = 10\text{ V}$	I_{DS}	$I_{DS} = 3.5\text{ A}$	V_{SD}	$V_{SD} = 10\text{ V}$
I_D	$I_D = -1\text{ A}$	V_{GS}	$V_{GS} = -10\text{ V}$	I_{DS}	$I_{DS} = -3.5\text{ A}$	V_{SD}	$V_{SD} = -10\text{ V}$
I_D	$I_D = 1\text{ A}$	V_{GS}	$V_{GS} = 10\text{ V}$	I_{DS}	$I_{DS} = 3.5\text{ A}$	V_{SD}	$V_{SD} = 10\text{ V}$
I_D	$I_D = -1\text{ A}$	V_{GS}	$V_{GS} = -10\text{ V}$	I_{DS}	$I_{DS} = -3.5\text{ A}$	V_{SD}	$V_{SD} = -10\text{ V}$

Typical Electrical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Gate Voltage and Drain Current.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Drain Current and Temperature.




Figure 5. Transfer Characteristics.




Figure 6. Gate Threshold Variation with Temperature.

Typical Electrical Characteristics: N-Channel (continued)




Figure 7. Breakdown Voltage Variation with Temperature.




Figure 8. Body Diode Forward Voltage Variation with Current and Temperature




Figure 9. Capacitance Characteristics.




Figure 10. Gate Charge Characteristics.




Figure 11. Transconductance Variation with Drain Current and Temperature.




Figure 12. Transfer Characteristics.

Typical Electrical Characteristic: N & P-Channel (continued)




Figure 12. Maximum Safe Operating Area.




Figure 13. Transient Thermal Response Curve for Surface-Mounted Device.




Figure 14. Switching Test Circuit




Figure 15. Switching Waveforms




Figure 13. Transition Pinless Trace for Surface-Mount Device

8-SOIC(S1)

Note:

- 1) All dimensions are in inches (mm)
- 2) Gen tolerance ± 0.002 (0.0508) unless otherwise specified.